Comparative Performance Analysis of CMOS Full Adders Using Various Pass Transistor Logic
نویسنده
چکیده
with the advancement in semiconductor technology, chip density and power consumption in VLSI circuits has become a major problem consideration. More area and power consumption increases the packaging cost and reduces the battery life of the devices. Hence it’s necessary to design any VLSI circuits with less chip area and power consumption. In this paper an efficient full adder circuit is designed with various pass transistor logic families by using microwind simulating tool with CMOS 0.12μm processing technology. Microwind is truly integrated EDA software encompassing IC designs from concept to completion, enabling chip designers to design beyond their imagination. Microwind integrates traditionally separated front end and back end chip design into an integrated flow, accelerated the design cycle and reduced design complexity.
منابع مشابه
Existing Full Adders and Their
The main objectives is to compare the existing full adders circuits and there performances and to design a Low Power Full Adder having improved result as compared to existing full adders. The various full adders are described namely BBL-PT (branch based logic and pass transistor logic based), conventional CMOS full adder and hybrid full adder. Finally comparisons between the various full adders...
متن کاملPerformance evaluation of the CMOS Full adders in TDK 90 nm Technology
This paper presents power analysis of the full adder cells reported as having a low PDP (Power Delay Product), by means of speed, power consumption and area. These full adders were designed upon various logic styles to derive the sum and carry outputs. Two new high-speed and low-power full adder cells designed with an alternative internal logic structure and pass-transistor logic styles that le...
متن کاملAnalysis of Modified Hybrid Full Adder with High Speed
In digital CMOS design, power consumption has been a major concern for several years advanced IC fabrication technology allows the use of nano-scale devices so inability to get power to circuits, power leakage or to remove the heat they generate. By optimizing the transistor size in each stage power and delay can be minimized. This paper presents the analysis of full adders having efficient par...
متن کاملDesigning Low-power Energy Recovery Adders Based on Pass Transistor Logic
The novel design of various adiabatic adders based on pass transistor logic is introduced. Also, a new I-bit full adder basic cell with a small number of transistors is designed. The architectural design of each adiabatic adder and new formulas for their corresponding delay, are presented. The performance of various adiabatic adders, in this work, against the performance of theirs CMOS counterp...
متن کاملDesigning Ripple Carry Adder using A new Design of the CMOS Full-Adders
This paper presents a method to Designing Ripple Carry Adder using CMOS Full-Adders for Energy-Efficient Arithmetic Applications. We present two high-speed and low-power full-adder cells de-signed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced powerdelay product (PDP). We carried out a comparison against other full-adders reported as ha...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016